欢迎来到中国电源学会电子资源平台
会员 An Improved High Bandwidth DSOGI-PLL and its Optimized Digital Implementation
  • 12
  • 0
  • 0
  • 0
摘要
Among common three-phase phase-locked loops (PLLs), the dual second-order generalized integrator based PLL (DSOGI-PLL) has good comprehensive performance, but there are still some shortcomings in DSOGI-PLL. In this paper, an improved DSOGI-PLL based on frequency-locked loop feedforward is proposed. The addition of frequency-locked loop can accelerate the dynamic response of DSOGI-PLL. Besides, a digital realization method of second-order system based on typical type-II IIR algorithm is used to optimize the programming and reduce the computational burden. Finally, the correctness and practical effectiveness of the proposed method are verified by simulation analysis and experiments.
  • 若对本资源有异议或需修改,请通过“提交意见”功能联系我们,平台将及时处理!
来源
关键词
相关推荐
可试看前3页,请 登录 后进行更多操作
试看已结束,会员免费看完整版,请 登录会员账户 或申请成为中国电源学会会员.
关闭
温馨提示
确认退出登录吗?
温馨提示
温馨提示
温馨提示
确定点赞该资源吗?
温馨提示
确定取消该资源点赞吗?
温馨提示
确定收藏该资源吗?
温馨提示
确定取消该资源收藏吗?
温馨提示
确定加入购物车吗?
温馨提示
确定加入购物车吗?
温馨提示
确定移出购物车吗?